Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1055	(711/167).CCLS.	USPAT; USOCR	OR	OFF	2005/11/21 14:18
L2	513	(711/169).CCLS.	USPAT; USOCR	OR	OFF	2005/11/21 14:18
L3	587	(365/230.02).CCLS.	USPAT; USOCR	OR	OFF	2005/11/21 14:18
L4	746	(365/230.05).CCLS.	USPAT; USOCR	OR	OFF	2005/11/21 14:18
L5	20	memory adj wrapper	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L6	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L7	12107	memory with core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L8	252	megacell	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L9	2540	single adj access	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L10	5	megacell same (single adj access)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L11	8	megacell and (single adj access)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L12	12	multistrobe	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:18
L13	32	multi-strobe	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L14	43	multistrobe or multi-strobe	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L15	1	megacell same (multistrobe or multi-strobe)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L16	1	(multistrobe or multi-strobe) same core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L17	3	megacell same lead	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L18	2	(single adj access) adj (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

					,	
L19	4	(single adj access) with (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L20	4	(single adj access) same (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L21	48	(single adj access) and (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L22	40	megacell same core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L23	3	(memory adj wrapper) same (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L24	347023	clock	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L25	30	(single adj access) with clock	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L26	1	(memory adj core) and ((single adj access) with clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L27	4	(memory with core) and ((single adj access) with clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L28	15	(memory adj wrapper) and (memory with core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L29	2887	(("711/167").CCLS.) or (("711/169").CCLS.) or (("365/230.02").CCLS.) or (("365/230.05").CCLS.)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L30	269	(memory with core) and ((("711/167").CCLS.) or (("711/169").CCLS.) or (("365/230.02").CCLS.) or (("365/230.05").CCLS.))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L31	15	(single adj access) and ((memory with core) and ((("711/167").CCLS.) or (("711/169").CCLS.) or (("365/230.02").CCLS.) or (("365/230.05").CCLS.))))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L32	8	self-timing adj logic	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L33	3	(memory adj core) and (self-timing adj logic)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L34	2619	single adj clock adj cycle	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L35	36	(memory adj core) and (single adj clock adj cycle)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L36	3	"6179489".pn. or "6105119".pn. or "5909559".pn.	USPAT	OR	OFF	2005/11/21 14:19

127	053	(711/104 10F) CCI C	LICDATA	OR	OFF	2005/11/21 14:10
L37	952	(711/104,105).CCLS.	USPAT; USOCR	OR	OFF	2005/11/21 14:19
L38	74562	burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L39	321	(("711/104,105").CCLS.) and burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L40	15012	internal adj clock\$3	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L41	64	((("711/104,105").CCLS.) and burst) and (internal adj clock\$3)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L42	534660	core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L43	16	(((("711/104,105").CCLS.) and burst) and (internal adj clock\$3)) and core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L44	62761	asynchronous\$2	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L45	33	(((("711/104,105").CCLS.) and burst) and (internal adj clock\$3)) and asynchronous\$2	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L46	12	core and ((((("711/104,105").CCLS.) and burst) and (internal adj clock\$3)) and asynchronous\$2)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L47	14154	asynchronous\$2.ab.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L48	107	burst and (internal adj clock\$3) and asynchronous\$2.ab.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L49	5	(("711/104,105").CCLS.) and (core and (burst and (internal adj clock\$3) and asynchronous\$2.ab.))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L50	31	core and (burst and (internal adj clock\$3) and asynchronous\$2.ab.)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L51	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L52	30	asynchronous\$2 with (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L53	11	burst and (asynchronous\$2 with (memory adj core))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L54	225	burst and (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

L55	15	asynchronous\$2.ab. and (burst and (memory adj core))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L56	70	(internal adj clock\$3) and burst and core and (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L57	4	(("711/104,105").CCLS.) and ((internal adj clock\$3) and burst and core and (memory adj core))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L58	1943	self-clocking or self-timing	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L59	2887	(("711/167").CCLS.) or (("711/169").CCLS.) or (("365/230.02").CCLS.) or (("365/230.05").CCLS.)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L60	19	(self-clocking or self-timing) and ((("711/167"). CCLS.) or (("711/169").CCLS.) or (("365/230.02"). CCLS.) or (("365/230.05").CCLS.))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L61	461	asynchronous adj memory	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L62	1	(self-clocking or self-timing) same (asynchronous adj memory)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L63	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L64	10	(self-clocking or self-timing) same (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L65	8	(self-clocking or self-timing) and (asynchronous adj memory)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L66	6689	single adj clock	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L67	77	(self-clocking or self-timing) and (single adj clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L68	0	(asynchronous adj memory) and ((self-clocking or self-timing) and (single adj clock))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L69	8	(memory adj core) and ((self-clocking or self-timing) and (single adj clock))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L70	74562	burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L71	101	(single adj clock) same burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L72	1	(memory adj core) and ((single adj clock) same burst)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

L73	1	(asynchronous adj memory) and ((single adj clock) same burst)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L74	162925	(memory adj access\$3) or (access adj2 memory)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L75	72	((single adj clock) same burst) and ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L76	277	(single adj clock) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L77	6	(asynchronous adj memory) and ((single adj clock) same ((memory adj access\$3) or (access adj2 memory)))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L78	53604	dram	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L79	18	((single adj clock) same ((memory adj access\$3) or (access adj2 memory))) same dram	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L80	0	(self-clocking or self-timing) and ((single adj clock) same burst)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L81	101	(single adj clock) and ((single adj clock) same burst)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L82	101	burst and ((single adj clock) and ((single adj clock) same burst))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L83	1	(memory adj core) and (burst and ((single adj clock) and ((single adj clock) same burst)))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L84	20	memory adj wrapper	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L85	0	((single adj clock) and ((single adj clock) same burst)) and (memory adj wrapper)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L86	3	(self-clocking or self-timing) and (memory adj wrapper)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L87	1	(self-clocking or self-timing) same (asynchronous adj memory)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L88	159	(self-clocking or self-timing) and dram	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L89	53	burst and ((self-clocking or self-timing) and dram)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L90	7	(single adj clock) and (burst and ((self-clocking or self-timing) and dram))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

L91	42	(asynchronous adj memory) and (single adj clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L92	64	(self-clocking or self-timing) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L93	3	((self-clocking or self-timing) same ((memory adj access\$3) or (access adj2 memory))) and (single adj clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L94	25	(memory adj core) and ((self-clocking or self-timing) same ((memory adj access\$3) or (access adj2 memory)))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L95	2619	single adj clock adj cycle	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L96	13	((self-clocking or self-timing) and dram) and (single adj clock adj cycle)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L97	100	((("711/167").CCLS.) or (("711/169").CCLS.) or (("365/230.02").CCLS.) or (("365/230.05").CCLS.)) and (single adj clock adj cycle)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L98	2	(asynchronous adj memory) and (((("711/167"). CCLS.) or (("711/169").CCLS.) or (("365/230.02"). CCLS.) or (("365/230.05").CCLS.)) and (single adj clock adj cycle))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L99	1	((self-clocking or self-timing) and dram) and (((("711/167").CCLS.) or (("711/169").CCLS.) or (("365/230.02").CCLS.) or (("365/230.05").CCLS.)) and (single adj clock adj cycle))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L100	12	((single adj clock) and ((single adj clock) same burst)) and (((("711/167").CCLS.) or (("711/169"). CCLS.) or (("365/230.02").CCLS.) or (("365/230.05").CCLS.)) and (single adj clock adj cycle))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L101	40995	dsp or digital adj signal adj processor	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L102	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L103	153	(dsp or digital adj signal adj processor) and (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L104	5517	asynchronous with memory	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L105	37	((dsp or digital adj signal adj processor) and (memory adj core)) and (asynchronous with memory)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L106	74562	burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L107	15	((dsp or digital adj signal adj processor) and (memory adj core)) and burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

			1	1		0005/44/51 11 15
L108	6689	single adj clock	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L109	24	((dsp or digital adj signal adj processor) and (memory adj core)) and (single adj clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L110	38	(memory adj core) same (asynchronous with memory)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L111	0	each adj clock	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L112	6689	(single adj clock) or (each adj clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L113	0	((memory adj core) same (asynchronous with memory)) and ((single adj clock) or (each adj clock))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L114	24	(((dsp or digital adj signal adj processor) and (memory adj core)) and (single adj clock)) and ((single adj clock) or (each adj clock))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L115	128	(memory adj core) and (asynchronous with memory)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L116	4	((single adj clock) or (each adj clock)) and ((memory adj core) and (asynchronous with memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L117	462	quad adj word	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L118	55	asynchronous same memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L119	0	(quad adj word) and (asynchronous same memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L120	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L121	0	(quad adj word) same (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L122	10	(quad adj word) and (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L123	0	(asynchronous same memory adj core) and ((quad adj word) and (memory adj core))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L124	55119	asynchronous	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L125	0	((quad adj word) and (memory adj core)) and asynchronous	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

L126	110	(quad adj word) and asynchronous	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L127	0	(memory adj core) and ((quad adj word) and asynchronous)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L128	29137	dsp	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L129	14	((quad adj word) and asynchronous) and dsp	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L130	11500	asynchronous.ab.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L131	7613	one adj clock adj cycle	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L132	189	asynchronous.ab. and (one adj clock adj cycle)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L133	4	(memory adj core) and (asynchronous.ab. and (one adj clock adj cycle))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L134	0	(quad adj word) and (asynchronous.ab. and (one adj clock adj cycle))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L135	23	dsp and (asynchronous.ab. and (one adj clock adj cycle))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L136	64	(self-clocking or self-timing) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L137	29137	dsp	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L138	20	((self-clocking or self-timing) same ((memory adj access\$3) or (access adj2 memory))) and dsp	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L139	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L140	25	((self-clocking or self-timing) same ((memory adj access\$3) or (access adj2 memory))) and (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L141	1	"5923615".pn.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L142	1	"4799199".PN.	USPAT	OR	OFF	2005/11/21 14:19
L143	570	asynchronous\$2 with core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

				1	1	
L144	2619	single adj clock adj cycle	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L145	12	(asynchronous\$2 with core) and (single adj clock adj cycle)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L146	74562	burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L147	77	(asynchronous\$2 with core) and burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L148	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L149	13	((asynchronous\$2 with core) and burst) and (memory adj core)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L150	1	"5384745".PN.	USPAT	OR	OFF	2005/11/21 14:19
L151	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L152	1943	self-timing or self-clocking	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L153	74562	burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L154	3	(memory adj core) and (self-timing or self-clocking) and burst	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L155	8	(memory adj core) with (self-timing or self-clocking)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L156	7613	one adj clock adj cycle	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L157	3	(memory adj core) and (self-timing or self-clocking) and (one adj clock adj cycle)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L158	3	(self-timing or self-clocking) and ((memory adj core) and (self-timing or self-clocking) and (one adj clock adj cycle))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L159	30	(single adj access) with clock	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L160	1	(self-timing or self-clocking) and ((single adj access) with clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L161	1	(memory adj core) and ((single adj access) with clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

L162	11	burst and ((single adj access) with clock)	USPAT;	OR	OFF	2005/11/21 14:19
102	11	burst and ((single adj access) with clock)	EPO; JPO; IBM_TDB	OK		2003/11/21 14:13
L163	10559	memory near3 core	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L164	12	self-timing adj logic or self adj timing adj logic	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L165	89453	asynchronous\$3	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L166	8847	single adj clock	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L167	1082	(single adj clock) with (access or read or write or accessing or reading or writing)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L168	7	asynchronous\$3 with ((single adj clock) with (access or read or write or accessing or reading or writing))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L169	5	(memory near3 core) and (self-timing adj logic or self adj timing adj logic)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L170	0	(self-timing adj logic or self adj timing adj logic) same asynchronous\$3	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L171	2	(self-timing adj logic or self adj timing adj logic) and asynchronous\$3	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L172	1477	711/167.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L173	589	711/169.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L174	558	711/104.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L175	1003	711/105.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

L176	694	365/230.02.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L177	924	365/230.05.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L178	3232	365/233.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L179	258	(memory near3 core) and asynchronous\$3 and (single adj clock)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L180	8	((memory near3 core) and asynchronous\$3 and (single adj clock)) and 365/233.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L181	11	US-5414751-\$.DID. OR US-5471607-\$.DID. OR US-5699530-\$.DID. OR US-5708850-\$.DID. OR US-5765218-\$.DID. OR US-5781480-\$.DID. OR US-5790443-\$.DID. OR US-5896543-\$.DID. OR US-5923615-\$.DID. OR US-5973955-\$.DID. OR US-6078527-\$.DID.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L182	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L183	277	(single adj clock) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L184	28026	(single adj clock) or (one adj clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L185	274	(memory adj core) and ((single adj clock) or (one adj clock))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L186	24	(memory adj core) same ((single adj clock) or (one adj clock))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L187	9697250	@ad<"19981006"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L188	5	((memory adj core) same ((single adj clock) or (one adj clock))) and @ad<"19981006"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L189	1037	711/167.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L190	382	711/104.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L191	663	711/105.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

	, <u> </u>					
L192	514	711/169.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L193	679	365/230.02.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L194	845	365/230.05.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L195	2766	365/233.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L196	6048	711/167.ccls. or 711/104.ccls. or 711/105.ccls. or 711/169.ccls. or 365/230.02.ccls. or 365/230.05. ccls. or 365/233.ccls.	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L197	74	((memory adj core) and ((single adj clock) or (one adj clock))) and (711/167.ccls. or 711/104.ccls. or 711/105.ccls. or 711/169.ccls. or 365/230.02.ccls. or 365/230.05.ccls. or 365/233.ccls.)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L198	23	@ad<"19981006" and (((memory adj core) and ((single adj clock) or (one adj clock))) and (711/167.ccls. or 711/104.ccls. or 711/105.ccls. or 711/169.ccls. or 365/230.02.ccls. or 365/230.05. ccls. or 365/233.ccls.))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L199	6	(memory adj core) and ((single adj clock) same ((memory adj access\$3) or (access adj2 memory)))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L200	5	@ad<"19981006" and ((memory adj core) and ((single adj clock) same ((memory adj access\$3) or (access adj2 memory))))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L201	1846	memory adj core	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L202	274	((memory adj core) and ((single adj clock) or (one adj clock)))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L203	62761	asynchronous\$2	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L204	28026	(single adj clock) or (one adj clock)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L205	820	asynchronous\$2 same ((single adj clock) or (one adj clock))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L206	22	(((memory adj core) and ((single adj clock) or (one adj clock)))) and (asynchronous\$2 same ((single adj clock) or (one adj clock)))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L207	9697250	@ad<"19981006"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L208	15	((((memory adj core) and ((single adj clock) or (one adj clock)))) and (asynchronous\$2 same ((single adj clock) or (one adj clock)))) and @ad<"19981006"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19

	Ι		1	T	T	T 7
L209	277	(single adj clock) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L210	113	asynchronous\$2 and ((single adj clock) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L211	0	(asynchronous\$2 and ((single adj clock) same ((memory adj access\$3) or (access adj2 memory)))) and (self-timing near3 logic)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L212	24	self-timing near3 logic	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L213	1	"5396608".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L214	6	(memory adj core) and ((single adj clock) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L215	277	(single adj clock) same ((memory adj access\$3) or (access adj2 memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L216	113	asynchronous\$2 and ((single adj clock) same ((memory adj access\$3) or (access adj2 memory)))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L217	24	self-timing near3 logic	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L218	9697250	@ad<"19981006"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L219	30	(single adj access) with clock	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L220	0	L215 and L217	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L221	0	L214 and L217	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L222	0	L216 and L217	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L223	1	L217 and L219	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L224	1495	(711/167).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/11/21 14:19
L225	588	(711/169).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/11/21 14:19
L226	602	(365/230.02).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/11/21 14:19

L227	825	(365/230.05).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/11/21 14:19
L228	3285	L224 or L225 or L226 or L227	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/11/21 14:19
L229	2	L217 and L228	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/21 14:19
L230	1459	711/104,105.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/21 14:19
L231	3232	365/233.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/21 14:19
L232	4581	L230 or L231	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/21 14:19
L233	1	L217 and L232	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/21 14:19
L234	440	711/167.ccls.	US-PGPUB	OR	ON	2005/11/21 14:28
L235	0	186 and 234	US-PGPUB	OR	ON	2005/11/21 14:29
L236	1	169 and 234	US-PGPUB	OR	ON	2005/11/21 14:30
L237	0	96 and 234	US-PGPUB	OR	ON	2005/11/21 14:30
L238	0	218 and 234	US-PGPUB	OR	ON	2005/11/21 14:30



Welcome United States Patent and Trademark Office

IEEE XPLORE GUIDE SUPPORT **BROWSE** SEARCH Search Results Results for "((('single clock' <or> 'one clock') <and> ('memory core' <or> 'core memory~..." ☑e-mail 🚇 printer friendby Your search matched 0 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options View Session History **Modify Search** New Search ((('single clock' <or> 'one clock') <and> ('memory core' <or> 'core memory'))<in>meta Check to search only within this results set » Key Display Format: Citation Citation & Abstract IEEE Journal or Magazine **IEEE JNL** IEE JNL IEE Journal or Magazine IEEE CNF IEEE Conference Proceeding No results were found. IEE CNF IEE Conference Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

indexed by

IEEE Standard

IEEE STD

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved



Welcome United States Patent and Trademark Office

BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT

Results for "('single clock cycle'<in>metadata)"

Your search matched 28 of 1263585 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Opti	ions	Modif	dify Search				
View Session History New Search		('single clock cycle' <in>metadata) Check to search only within this results set</in>					
» Key							
IEEE JNL	IEEE Journal or Magazine	Select	t Article Information	1-25 <u>26-28</u>			
IEE JNL	IEE Journal or Magazine						
IEEE CNF	IEEE Conference Proceeding	7.	A single clock cycle MIPS RISC processor design using VHDL				
IEE CNF	IEE Conference Proceeding		Reaz, M.B.I.; Islam, M.S.; Sulaiman, M.S.; Semiconductor Electronics, 2002. Proceedings. ICSE 2002. IEEE International Conference on				
IEEE STD	IEEE Standard	19-21 Dec. 2002 Page(s):199 - 203	19-21 Dec. 2002 Page(s):199 - 203				
			AbstractPlus Full Text: PDF(376 KB) IEEE CNF				
			 Fully parallel integrated CAM/RAM using preclassification to enable large capacities Schultz, K.J.; Gulak, P.G.; Solid-State Circuits, IEEE Journal of Volume 31, Issue 5, May 1996 Page(s):689 - 699 Digital Object Identifier 10.1109/4.509851 				
			AbstractPlus Full Text: PDF(1196 KB) IEEE JNL				
			3. A variable-kernel flash-convolution Image filtering processor Ito, K.; Ogawa, M.; Shibata, T.; Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International 2003 Page(s):470 - 508 vol.1 Digital Object Identifier 10.1109/ISSCC.2003.1234391				
			AbstractPlus Full Text: PDF(519 KB) Multimedia IEEE CNF				
			 The impact of delay on the design of branch predictors Jimenez, D.A.; Keckler, S.W.; Lin, C.; Microarchitecture, 2000. MICRO-33. Proceedings. 33rd Annual IEEE/ACM International Symposium on 10-13 Dec. 2000 Page(s):67 - 76 Digital Object Identifier 10.1109/MICRO.2000.898059 AbstractPlus Full Text: PDF(752 KB) IEEE CNF 				
			 A dynamic frequency linear array processor for image processing Ranganathan, N.; Bhavanishankar, N.; Vijaykrishnan, N.; Pattern Recognition, 1996., Proceedings of the 13th International Conference on Volume 4, 25-29 Aug. 1996 Page(s):611 - 615 vol.4 Digital Object Identifier 10.1109/ICPR.1996.547637 				
			AbstractPlus Full Text: PDF(412 KB) IEEE CNF				
		(3)	 Issues in partitioning integrated circuits for MCM-D/filip-chip technology Banerjia, S.; Glaser, A.; Harvatis, C.; Lipa, S.; Pomerleau, R.; Schaffer, T.; Stanaski, A.; Tekmen, Y.; Bilbro, G. P.; Multi-Chip Module Conference, 1996. MCMC-96, Proceedings., 1996 IEEE 	3.; Franzon,			

Digital Object Identifier 10.1109/MCMC.1996.510787

7. Programmable and parallel variable-length decoder for video systems Ma, DS.; Yang, JF.; Lee, JY.; Consumer Electronics, IEEE Transactions on Volume 39, Issue 3, Aug. 1993 Page(s):448 - 454 Digital Object Identifier 10.1109/30.234619 AbstractPlus Full Text: PDF(488 KB) IEEE JNL
8. Fully parallel 30-MHz, 2.5-Mb CAM Shafai, F.; Schultz, K.J.; Gibson, G.F.R.; Bluschke, A.G.; Somppi, D.E.; Solid-State Circuits, IEEE Journal of Volume 33, Issue 11, Nov. 1998 Page(s):1690 - 1696 Digital Object Identifier 10.1109/4.726560 AbstractPlus References Full Text: PDF(164 KB) IEEE JNL
9. Nyquist-rate digital-to-analog converter architectures Bruce, J.W.; Potentials, IEEE Volume 20, Issue 3, Aug-Sep 2001 Page(s):24 - 28 Digital Object Identifier 10.1109/45.954534 AbstractPlus Full Text: PDF(552 KB) IEEE JNL
10. Design optimization of MPEG-2 AAC decoder Kyoung Ho Bang; Joon Seok Kim; Nam Hun Jeong; Young Cheol Park; Dae Hee Youn; Consumer Electronics, IEEE Transactions on Volume 47, Issue 4, Nov. 2001 Page(s):895 - 903 Digital Object Identifier 10.1109/30.982805 AbstractPlus Full Text: PDF(702 KB) IEEE JNL
11. VLSI implementation of a low-power antilogarithmic converter Abed, K.H.; Siferd, R.E.; Computers, IEEE Transactions on Volume 52, Issue 9, Sept. 2003 Page(s):1221 - 1228 Digital Object Identifier 10.1109/TC.2003.1228517 AbstractPlus References Full Text: PDF(1095 KB) IEEE JNL
12. Single-clock-cycle two-dimensional median filter Pedroni, V.A.; Yariv, A.; Electronics Letters Volume 32, Issue 5, 1996 Page(s):440 AbstractPlus Full Text: PDF(220 KB) IEE JNL
13. A novel approach to real-time bilinear interpolation Gribbon, K.T.; Bailey, D.G.; Electronic Design, Test and Applications, 2004. DELTA 2004. Second IEEE International Workshop on 28-30 Jan. 2004 Page(s):126 - 131 Digital Object Identifier 10.1109/DELTA.2004.10055 AbstractPlus Full Text: PDF(160 KB) IEEE CNF
14. A hardware acceleration simulator for user-defined-primitives Ying Yu; Hoare, R.R.; ASIC, 2003. Proceedings. 5th International Conference on Volume 1, 21-24 Oct. 2003 Page(s):199 - 202 Vol.1 Digital Object Identifier 10.1109/ICASIC.2003.1277523 AbstractPlus Full Text: PDF(338 KB) IEEE CNF
15. Architecture and synthesis for multi-cycle on-chip communication Cong, J.; Yiping Fan; Guoling Han; Xun Yang; Zhiru Zhang;

1-3 Oct. 2003 Page(s):77 - 78

	16. Viturbo: a reconfigurable architecture for Viterbi and turbo decoding Cavallaro, J.R.; Vaya, M.; Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03). 2003 IEEE International Conference or Volume 2, 6-10 April 2003 Page(s):II - 497-500 vol.2 Digital Object Identifier 10.1109/ICASSP.2003.1202412 AbstractPlus Full Text: PDF(321 KB) IEEE CNF
	17. A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all Ogawa, M.; Ito, K.; Shibata, T.; VLSI Circuits Digest of Technical Papers, 2002. Symposium on 13-15 June 2002 Page(s):244 - 247 Digital Object Identifier 10.1109/VLSIC.2002.1015095
	AbstractPlus Full Text: PDF(366 KB) IEEE CNF
П	18. Fast test application technique without fast scan clocks Kim, S.; Vinnakota, B.; Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on 5-9 Nov. 2000 Page(s):464 - 467 Digital Object Identifier 10.1109/ICCAD.2000.896515
	AbstractPlus Full Text: PDF(368 KB) IEEE CNF
	19. A methodology for correct-by-construction latency insensitive design Carloni, L.P.; McMillan, K.L.; Saldanha, A.; Sangiovanni-Vincentelli, A.L.; Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on 7-11 Nov. 1999 Page(s):309 - 315 Digital Object Identifier 10.1109/ICCAD.1999.810667
	AbstractPlus Full Text: PDF(740 KB) IEEE CNF
_	
	20. A 440 MHz 16 bit counter in CMOS standard cells Hoppe, B.; Kroh, C.; Meuth, H.; Stohr, M.; ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International 13-16 Sept. 1998 Page(s):241 - 244 Digital Object Identifier 10.1109/ASIC.1998.722966
	AbstractPlus Full Text: PDF(452 KB) IEEE CNF
	21. Hardware realization of a Java virtual machine for high performance multimedia applications Berekovic, M.; Kloos, H.; Pirsch, P.; Signal Processing Systems, 1997. SIPS 97 - Design and Implementation., 1997 IEEE Workshop on 3-5 Nov. 1997 Page(s):479 - 488 Digital Object Identifier 10.1109/SIPS.1997.626325 AbstractPlus Full Text: PDF(576 KB) IEEE CNF
	22. Tango: a hardware-based data prefetching technique for superscalar processors Pinter, S.S.; Yoaz, A.; Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM International Symposium on 2-4 Dec. 1996 Page(s):214 - 225 Pictol Chief Marking 10.4400/MCRO 4006 555463
	Digital Object Identifier 10.1109/MICRO.1996.566463 AbstractPlus Full Text: PDF(1152 KB) IEEE CNF
_	
	23. A pipelined architecture for logic programming with a complex but single-cycle instruction set Mills, J.W.; Tools for Artificial Intelligence, 1989. Architectures, Languages and Algorithms. IEEE International Workshop on 23-25 Oct. 1989 Page(s):526 - 533 Digital Object Identifier 10.1109/TAI.1989.65363 AbstractPlus Full Text: PDF (676 KB) IEEE CNF
	24. A high-speed and compact-size JPEG Huffman decoder using CAM Komoto, E.; Homma, T.; Nakamura, T.;

VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on 19-21 May 1993 Page(s):37 - 38

AbstractPlus | Full Text: PDF(200 KB) | IEEE CNF

25. A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000 Yijun Li; Elgamel, M.; Bayoumi, M.;

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on 23-26 May 2005 Page(s):5198 - 5201 Vol. 5

Digital Object Identifier 10.1109/ISCAS.2005.1465806

AbstractPlus | Full Text: PDF(84 KB) | IEEE CNF

1-25 | <u>26-28</u>

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved



SUPPORT

IEEE XPLORE GUIDE



Welcome United States Patent and Trademark Office

SEARCH

BROWSE

Your search	('single clock cycle' <in>metadat matched 28 of 1263585 document of 28 results are displayed, 25 to a</in>	ts.	by Relevance in Descending order.	⊠е-πail 🖺 printer friendby			
» Search Opt	ions						
View Session	n History	Modif	y Search				
New Search		('single	('single clock cycle' <in>metadata)</in>				
		Check to search only within this results set					
» Key		Displa	y Format: G Citation C Citation & Abstract				
IEEE JNL	IEEE Journal or Magazine						
IEE JNL	IEE Journal or Magazine	Select	Article Information	<u>1-25</u> 26-28			
IEEE CNF	IEEE Conference Proceeding						
IEE CNF	IEE Conference Proceeding		26. High speed integrated A to D converters Jespers, P.;				
IEEE STD IEEE Standard			VLSI Design, 2004. Proceedings. 17th International Conference on 2004 Page(s):29 Digital Object Identifier 10.1109/ICVD.2004.1260898				
			AbstractPlus Full Text: PDF(219 KB) IEEE CNF				
			27. Exploring high bandwidth pipelined cache architecture for scaled technology Agarwal, A.; Roy, K.; Vijaykumar, T.N.; Design, Automation and Test in Europe Conference and Exhibition, 2003 2003 Page(s):778 - 783 Digital Object Identifier 10.1109/DATE.2003.1253701				
			AbstractPlus Full Text: PDF(295 KB) IEEE CNF				
			28. A pseudo-flash A/D converter Fischer, G.; Circuits and Systems, 1992., Proceedings of the 35th Midwest Symposium on 9-12 Aug. 1992 Page(s):1304 - 1307 vol.2 Digital Object Identifier 10.1109/MWSCAS.1992.271033				
			AbstractPlus Full Text: PDF(328 KB) IEEE CNF				
				<u>1-25</u> 26-28			

Indexed by

Help Contact Us Privacy & Security IEEE.org
© Copyright 2005 IEEE – All Rights Reserved



IFFF Standard

Welcome United States Patent and Trademark Office

SUPPORT **IEEE XPLORE GUIDE BROWSE** SEARCH **⑤**■#Search Results Results for "(single clock cycle <in>metadata) <and> ('memory access' <or> 'accessing memor..." e-mail printer friendly Your search matched 0 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options View Session History **Modify Search** (single clock cycle <in>metadata) <and> ('memory access' <or> 'accessing memory' New Search Check to search only within this results set » Key Display Format: Citation Citation & Abstract IEEE JNL IEEE Journal or Magazine IEE JNL IEE Journal or Magazine **IEEE CNF** IEEE Conference Proceeding No results were found. IEE Conference Proceeding IEE CNF

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.



IEEE STD

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved